Tuesday, October 3, 2017
MODULE 3 (first half) NOTES
MODULE 3 (first half) NOTES
SYLLABUS:
SYLLABUS:
- Multiplexers
- De-multiplexers
- 1 of 16 Decoders
- BCD to Decimal Decoders
- Seven Segment Decoders
- Encoders
- Exclusive-OR gates
- Parity Generator and Checkers
- Magnitude Comparator
- PAL and PLA
- HDL implementation of Data Processing Circuits
- Arithmetic Logic Circuits and ALU
Subscribe to:
Post Comments
(
Atom
)
Thanks you so much. For ur clear note
ReplyDelete